Exhibit A to Response to Office Action

CS152 Computer Architecture and Engineering

Lecture 5: Cost and Design

September 10, 1997

Dave Patterson (http.cs.berkeley.edu/~patterson)

lecture slides: http://www-inst.eecs.berkeley.edu/~cs152/

cs 152 L5 Cost.1

DAP Fa 1997 ? UCB


Review: Performance and Technology Trends

Technology Power: 1.2 x 1.2 x 1.2 = 1.7 x / year

- Feature Size: shrinks 10%
 yr. => Switching speed
 improves 1.2 / yr.
- Density: improves 1.2x / yr.
- Die Area: 1.2x / yr.

The lesson of RISC is to keep the ISA as simple as possible:

- Shorter design cycle => fully exploit the advancing technology (~3yr)
- Advanced branch prediction and pipeline techniques
 - Bigger and more sophisticated on-chip caches



Processor performance increase/year, referred to as Moore's Law (transistors/chip)

CSEIC LOT broduction & Number Representation (7)

trota / Patterson Fall 2007 th

cs 152 L5 Cost.2

Integrated Circuit Costs

Die cost = Wafer cost

Dies per Wafer * Die yield

Dies per wafer ~ eff <u>Wafer Area</u> Die Area

Wafer yield Die Yield

{ 1+ Defects_per_unit_area * Die_?

Area

Die Cost is goes roughly with the cube of the area.

DAP Fa 1997 ? UCB

cs 152 L5 Cost.4